Back-illuminated imager and method for making electrical and optical connections to same by Pain, Bedabrata
60
32
20
6
>.8
0
2
mu uuuu ui iiui iiui mu mu mu uui mu uui uuii uu uii mi
(12) United States Patent
Pain
(54) BACK-ILLUMINATED IMAGER AND
METHOD FOR MAKING ELECTRICAL AND
OPTICAL CONNECTIONS TO SAME
(75) Inventor: Bedabrata Pain, Los Angeles, CA (US)
(73) Assignee: California Institute of Technology,
Pasadena, CA (US)
(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 637 days.
(21) Appl. No.: 11/600,583
(22) Filed:	 Nov. 15, 2006
(65)	 Prior Publication Data
US 2007/0117254 Al	 May 24, 2007
Related U.S. Application Data
(60) Provisional application No. 60/736,675, filed on Nov.
15, 2005, provisional application No. 60/854,620,
filed on Oct. 26, 2006.
(51) Int. Cl.
HOIL 21100 (2006.01)
(52) U.S. Cl .	 .......... ...............................	 438/75; 257/432
(58) Field of Classification Search ...................	 438/60,
438/65-70
See application file for complete search history.
(56) References Cited
U.S. PATENT DOCUMENTS
4,422,091 A 12/1983	 Liu
4,656,519 A 4/1987	 Savoye
4,774,557 A 9/1988 Kosonocky
5,122,669 A 6/1992	 Herring et al.
5,134,274 A 7/1992	 Poole et al.
5,227,313 A 7/1993	 Gluck et al.
5,244,817 A 9/1993	 Hawkins et al.
5,424,574 A 6/1995 Morgante
5,688,715 A 11/1997	 Sexton et al.
(10) Patent No.:	 US 7,749,799 B2
(45) Date of Patent:	 Jul. 6, 2010
5,907,767 A 5/1999 Tohyama
5,940,685 A 8/1999 Loomis et al.
6,040,591 A 3/2000 Otsuka
6,168,965 131 1/2001 Malinovich et al.
6,169,319 131 1/2001 Malinovich et al.
6,204,506 131 3/2001 Akahori et al.
6,242,730 131 6/2001 Lin et al.
6,259,085 131 7/2001 Holland
6,429,036 131 8/2002 Nixon et al.
6,498,073 132 12/2002 Sarma et al.
(Continued)
FOREIGN PATENT DOCUMENTS
DE	 198 38 373 Al	 3/2000
(Continued)
Primary Examiner Ha Tran T Nguyen
Assistant Examiner Valerie Brown
(74) Attorney, Agent, or Firm Steinfl & Bruno
(57)	 ABSTRACT
Methods for bringing or exposing metal pads or traces to the
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BACK-ILLUMINATED IMAGER AND	 providing mechanical support, while the metal pads 6 are
METHOD FOR MAKING ELECTRICAL AND 	 brought out on the frontside in the traditional format or pack-
OPTICAL CONNECTIONS TO SAME	 aging solution.
A drawback of known backside-thinned and backside-il-
CROSS REFERENCE TO RELATED	 5 luminated imagers, such as the imager 1 shown in FIG. 1, is
APPLICATION
	
	
that light has to pass through the thick transparent substrate 2
before reaching the silicon 4, resulting in a loss of angular
This application claims the benefit of U.S. provisional	 response. It is also difficult to integrate color filters and micro-
patent application Ser. No. 60/736,675, filed Nov. 15, 2005	 lenses on the substrate. A secondary drawback is that light
for a "Method for Making Electrical and Optical Connections io comes from the side opposite to where the metal pads sit. This
to a Back Illuminated Imager" by Bedabrata Pain, and U.S. 	 is not compatible with wire-bonding based packaging solu-
provisional patent application Ser. No. 60/854,620, filed Oct. 	 tions.
26, 2006 for "Packaging Techniques for back-illuminated 	 For implementation of backside thinned and backside-il-
Imagers" by Bedabrata Pain, the disclosures of both of which
	
luminated color imagers with high sensitivity (possibly
applications are incorporated herein by reference for all pur- 15 requiring the use of microlens arrays) and good angular
poses permitted by law and regulation. This application is	 response, the transparent substrate layer on the back of the
also related to U.S. application Ser. No.11/226,902 ofBedab- 	 silicon needs to be eliminated, so that light is coupled to the
rata Pain for "Method for Implementation of Back-Illumi- 	 exposed silicon surface without having to pass through an
nated CMOS or CCD Imagers," and U.S. application Ser. No. 	 interposing layer, and color filters, anti-reflection coatings,
11/226,903 of Bedabrata Pain and Thomas J. Cunningham for 20 and microlenses can be deposited in the immediate proximity
"Structure for Implementation of Back-Illuminated CMOS or	 of the exposed silicon surface.
CCD Imagers," the disclosures of which are incorporated	 Another difficulty pertains to the location of metal pads.
herein by reference for all purposes permitted by law and	 Elimination of the interposing transparent substrate layer on
regulation.
	
	 the silicon backside (that is, the illumination side) requires a
25 bonded base onthe traditional frontside of the silicon wafer in
STATEMENT REGARDING FEDERALLY 	 order to provide mechanical support to the imager. Thus, the
SPONSORED RESEARCH OR DEVELOPMENT 	 metal pads for electrical connection to the imager devices
must be brought out through the illumination side (or the
Subject matter disclosed in this specification was sup-	 traditional backside of the wafer) which is the top side of
ported at least in part through the performance of work under 30 the structure.
a NASA contract, and is subject to the provisions of Public 	 An additional difficulty with respect of bringing the pads
Law 96-517 (35 U.S.C. §202) in which the Contractor has 	 through the backside is to ensure that each metal connection
elected to retain title.
	
	 is electrically isolated from each-other and from the silicon
wafer through which it passes from the front to the backside.
FIELD	 35	 Yet another difficulty pertains to the alignment of a color
filter/microlens array on the backside. Backside-illuminated
The present disclosure relates to light-responsive solid- 	 imagers are usually implemented for monochrome imaging
state devices and in particular imagers. In particular, it relates 	 because of difficulties in aligning color filter and microlens
to backside-illuminated imagers and means for packaging the	 (CF/ML) arrays on the backside of the silicon of the imager.
same.	 4o The problem stems from the fact that a traditional VLSI
method builds devices "up" on the silicon frontside. Thus,
BACKGROUND	 neither devices nor alignment features are present in the back-
side (the illumination side) for accurately aligning the CF/ML
A silicon microchip made in a very large scale integrated	 arrays, preventing a color imager implementation.
(VLSI) process traditionally has a substrate (typically made 45	 A further difficulty is to make sure that the resultant struc-
of silicon) on which the electronic devices such as transistors	 ture after the pads are brought out to the backside can be
and diodes sit or are embedded, and has its metal pads brought	 heated to higher temperatures (below the melting point of
out to the frontside. By "frontside" is meant the side on which 	 metal) without any material degradation due to outgassing,
the electronic devices are formed by processes such as mask-	 deformation, softening, or delamination.
ing, sputtering, ion implantation, etching, and the like. The 50
"backside" is the opposed side of the silicon microchip or 	 SUMMARY
imager.
Imagers made by a VLSI process that receive their illumi-	 The present disclosure provides methods for making back-
nation on the frontside are known, but have limitations such as 	 side-illuminated imagers that solve packaging-related prob-
poor collection efficiency, low sensitivity, low quantum effi-  55 lems. The present disclosure also provides methods for mak-
ciency (QE), increased cross-talk, and poor angular response. 	 ing backside-illuminated imagers with integrated color filters
Backside thinned and backside-illuminated imagers have 	 and microlenses. The present disclosure provides novel back-
advantages that are known, such as a higher quantum effi-	 side-illuminated imagers and in particular backside-illumi-
ciency and excellent angular response. 	 nated imagers with integrated color filters and microlenses.
Backside thinned and back-illuminated imagers have been 60 An aspect of the present disclosure provides a method for
built such as the conventional imager 1 shown in FIG.1 in the	 bringing electrical connections from frontside metal to the
drawings. By "backside-thinned" is meant the result of the	 backside of an imager for connection to backside metal pads.
process of removing material at the backside of the silicon	 Alternatively, a method may be provided for exposing inter-
microchip or imager. `Backside-illuminated" means that the 	 nal communication conductors on the backside for providing
backside of the silicon microchip or imager is exposed to light 65 I-O pads accessible to the backside.
rather than the frontside. In the known structure shown in 	 The provision of alignment keys, features or marks for
FIG. 1, a transparent substrate 2 is bonded to the silicon 4 for 	 aligning backside deposited microlens and color-filter array
US 7,749,799 B2
3
layers may be included as a step in the method. This will
permit optical connections to be properly established
between the pixel elements in the imager and superimposed
optical components.
In an aspect of the methods disclosed herein, a method of
fabricating a back-illuminated imaging structure is provided,
comprising the steps of providing a wafer having a frontside
and a backside; forming a device layer including one or more
imager structures on the frontside of the wafer; forming a
metal and dielectric stack on the device layer; providing elec-
trical access from the backside of the wafer to the metal and
dielectric stack; and providing one or more first alignment
marks or features on the frontside of the wafer.
In another aspect of the methods disclosed herein, a
method of fabricating a backside-illuminated imaging struc-
ture is provided, comprising the steps of providing a wafer;
forming a device layer on a frontside of the wafer; creating a
cavity extending between the frontside and a backside of the
wafer; lining the cavity with a dielectric material; filling the
lined cavity with a conductive material; adding a conductive
trace on the frontside of the wafer in order to electrically
connect the device layer to the conductive material in the
cavity; and forming one or more pads of conductive material
on the backside of the wafer, at least one of the pads being in
electrical connection to the conductive material in the cavity.
In yet another aspect of the methods disclosed herein, a
method of fabricating a backside-illuminated imaging struc-
ture is provided, comprising the steps of providing a wafer;
forming a device layer on the frontside of the wafer; creating
a first cavity extending between a frontside and a backside of
the wafer; filling the cavity with a dielectric filler material;
adding a conductive trace on the frontside of the wafer in
order to electrically connect the device layer to the dielectric
filler material in the cavity; creating a second cavity in the
dielectric filler material; filling the second cavity with a con-
ductive material; and forming one or more pads of conductive
material on the backside of the wafer, at least one of the pads
being in electrical connection to the conductive material in
the cavity.
In still another aspect of the methods disclosed herein, a
method of fabricating a backside-illuminated imaging struc-
ture is provided, comprising the steps of providing a wafer
having a frontside and a backside; forming a device layer
including one or more imager structures on the frontside of
the wafer; forming a metal and dielectric stack on the device
layer and having at least one metal trace; and forming a cavity
in the wafer between the backside and the at least one metal
trace.
In an aspect of the structures disclosed herein, a backside-
illuminated imaging structure is provided, comprising a
wafer having a frontside and a backside; a device layer includ-
ing one or more imager structures formed on the frontside of
the wafer; a via extending between the frontside and the
backside, the via having a dielectric lining; conductive mate-
rial in or on the frontside to electrically connect one or more
devices to the via; and a first pad of conductive material
adjacent the backside and in electrical connection to the via.
In another aspect of the structures disclosed herein, a back-
side-illuminated imaging structure is provided, comprising a
wafer having a frontside and a backside; a device layer includ-
ing one or more imager structures formed on the frontside of
the wafer; a metal and dielectric stack formed on the device
4
layer and having at least one metal trace; a cavity formed in
the wafer between the backside and the at least one metal
trace.
5	 BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will be understood and appreciated
more fully from the following detailed description taken in
conjunction with the drawings. The accompanying drawings,
to which constitute part of this specification, help to illustrate
embodiments of the disclosure. In the drawings, like numer-
als are used to indicate like elements throughout.
FIG. 1 is a schematic cross-sectional view of a backside-
illuminated imager structure having a backside-mounted
15 transparent substrate.
FIG. 2 is a schematic cross-sectional view of a back-illu-
minated imager having a frontside-mounted substrate.
FIG. 3 is a schematic cross-sectional view of a preferred
embodiment according to the present disclosure of a back-
20 side-illuminated imager having a frontside-mounted sub-
strate and having backside input-output (I-O) pads in a stan-
dard packaging format.
FIGS. 4-14 show schematic cross-sectional views of a
backside-illuminated imager having standard packaging at
25 successive steps of its preparation according to a first pre-
ferred method for preparing backside-illuminated imagers.
FIGS. 15-24 show schematic cross-sectional views of a
backside-illuminated imager at successive steps of its prepa-
ration according to a second preferred method for preparing
30 backside-illuminated imagers.
FIGS. 25-32 show schematic cross-sectional views of a
backside-illuminated imager at successive steps of its prepa-
ration according to a third preferred method for preparing
backside-illuminated imagers.
35 FIGS. 33-39 show schematic cross-sectional views of a
backside-illuminated imager at successive steps of its prepa-
ration according to a fourth preferred method for preparing
backside-illuminated imagers.
40	 DETAILED DESCRIPTION OF PREFERRED
EMBODIMENTS
For the purposes of this specification, unless otherwise
indicated, all numbers expressing quantities of ingredients,
45 reaction conditions, and so forth used in the specification are
to be understood as being modified in all instances by the term
"about." Accordingly, unless indicated to the contrary, the
numerical parameters set forth in the following specification
are approximations that can vary depending upon the desired
50 properties sought to be obtained by the present disclosure. At
the very least, and not as an attempt to limit the application of
the doctrine of equivalents to the scope of the claims, each
numerical parameter should at least be construed in light of
the number of reported significant digits and by applying
55 ordinary rounding techniques.
Notwithstanding that the numerical ranges and parameters
setting forth the broad scope of the invention are approxima-
tions, the numerical values set forth in the specific examples
are reported as precisely as possible. Any numerical value,
6o however, inherently contains certain errors necessarily result-
ing from the standard deviation found in their respective
testing measurements. Moreover, all ranges disclosed herein
are to be understood to encompass any and all sub ranges
subsumed therein, and every number between the end points.
65 Additionally, any reference referredtoas being "incorporated
herein" is to be understood as being incorporated in its
entirety.
US 7,749,799 B2
5	 6
It is further noted that, as used in this specification, the	 FIG. 4 of the present disclosure shows the wafer 20 joined
singular forms "a," "an," and "the" include plural referents 	 to the handle wafer 34. Although only a portion of each of the
unless expressly and unequivocally limited to one referent. 	 wafer 20 and the handle wafer 34 are shown in the drawings,
FIG. 2 shows the schematic cross-section of a backside- 	 the fabrication is carried on the entire wafer 20.
illuminated complementary metal-oxide-semiconductor 5	 The wafer 20 preferably is made of silicon. Other semicon-
(CMOS)/charge-coupled device (CCD) imager 10 according	 ductor materials may be used, such as silicon-germanium, as
to the disclosure herein. The imager 10 rests on a frontside- 	 will be known to those of skill in the art. The frontside elec-
mounted glass or organic substrate 12 that provides the nec- 	 tronics 22 (here, an N+ well) are formed on and/or below the
essary mechanical support. The silicon layer 14 preferably 	 frontside 24 of the wafer 20 using processes such as CMOS
comprises a passivated silicon layer for light collection adja- io technology, wherein the electronics 22 may be built up and/or
cent the backside 15. On the frontside 13 of the silicon layer 	 implanted in the silicon wafer 20. It will be understood that
14, opposite the backside 15, structures such as the p-n junc- 	 the one N+ well shown in FIG. 4 is exemplary and that many
tions, transfer gates, and metal oxide semiconductor field	 wells could be provided as part of the electronics 22. The
effect transistors (MOSFETs) (not shown in FIG. 2) may be 	 frontside 24 of the wafer 20 may include a isolation oxide
fabricated as desirable. Inter-level dielectrics (ILD) and mul- 15 (alternately termed field oxide or shallow trench isolation)
tiple metal layers for circuit interconnection (not shown in	 layer 26 comprised of a mixture of thermally grown or depos-
FIG. 2) may be provided underneath (above, as seen in FIG. 	 ited silicon dioxide and an additionally deposited silicon
2) or alongside the p-n junctions, transfer gates, and MOS-	 oxide layer 28. The backside 30 of the wafer 20 is provided
FETs. The p-n junctions, transfer gates, MOSFETs, ILDs, 	 with a buried oxide layer 32.
and multiple metal layers for circuit interconnection may be 20	 The additional steps shown in FIGS. 4-14 will provide an
provided in arrangements known to those of skill in the art. 	 electrical connection between the frontside electronics and a
The term "device layer" will refer to the p-n junctions, trans- 	 pad on the backside of the wafer. FIG. 4 shows the result of an
fer gates, MOSFETs, ILDs, and multiple metal layers for 	 initial step of the process, namely the etching of a cavity or a
circuit interconnection.	 via hole 36 at a selected location in the wafer by using avail-
FIG. 3 shows the schematic cross-section of a backside- 25 able reactive-ion etching (RIE) techniques. The cavity or via
illuminated CMOS/CCD imager 11 having a standard pack-	 hole 36 serve as a first alignment mark or feature that ulti-
aging according to the disclosure herein. It consists of a 	 mately can permit the positioning of color filter and microlens
passivated silicon layer 14 for light collection. P-n junctions, 	 arrays on the backside of the wafer above the imager struc-
transfer gates, and/or MOSFETs (not shown in FIG. 3) are 	 tures in the wafer.
fabricated on the frontside surface 13 of the silicon layer 14 30	 Using the buried oxide layer 32 as an etch-stop, the etched
opposite to its light-collection backside surface 15. Under- 	 cavity 36 will extend up to the bottom surface of the buried
neath the surface 13 of the silicon layer 14 reside the ILDs and 	 oxide layer.
multiple metal layers for circuit interconnection (also not 	 The result of the next step is shown in FIG. 5. A liner oxide
shown in FIG. 3). The imager 11 has backside mounted I-O 	 38 is deposited on the walls and the bottom of the cavity 36
pads 18, preferably made of a metal. Providing frontside 35 through available low-temperature silicon dioxide deposition
mounted I-O pads is a standard packaging format for a fron- 	 methods such as plasma-enhanced chemical vapor deposition
tside-illuminated imager. The imager 11 is a backside-illumi-	 (PECVD). The thickness of the liner oxide may be 0.3
nated imager and has backside mounted I-O pads, so that it 	 micron. The deposition temperature will be kept below 350 C.
conforms to the standard packaging format. 	 in order to protect the frontside metal (e.g. aluminum) from
Preferred methods are now disclosed for creating back-  40 melting and flowing. The liner oxide 38 provides the neces-
side-illuminated imagers with backside mounted I-O pads in 	 sary electrical isolation of one cavity from another, as well as
a standard packaging format. Generally, the first and second
	
from the adjacent silicon.
preferred methods, corresponding to FIGS. 4-14 and FIGS. 	 The result of the next step is shown in FIG. 6. Using
15-24 in the drawings, respectively, electrically connect any 	 standard photolithography and RIE techniques, the liner
of the electronics and metal layers of the imager wafer to the 45 oxide 38 and the buried oxide layer 32 immediately under it is
backside before the substrate or support wafer is attached to	 etched, forming a pattern in the form of micro-cavities 40.
the frontside. The third and fourth preferred methods, corre- 	 The micro-cavities 40 will be filled later to provide backside
sponding to FIGS. 25-32 and FIGS. 33 -39 of the drawings,	 alignment marks for subsequent processing.
respectively, provide electrical access from the backside to	 The result of the next step is shown in FIG. 7. The cavity 36
the electronics and metal layers after the substrate or support 50 (including the perforations 40) is filled with tungsten via
wafer is attached to the frontside. 	 standard sputtering techniques to create a via 42 in the form of
A first preferred process for making a backside-illuminated	 a plug of metal extending from the frontside 24 to the back-
imager with standard packaging will now be described in 	 side 30 of the wafer 20. The tungsten is sputtered onto the
reference to FIGS. 4-14 in the drawings. FIGS. 4-14 show 	 wafer 20 and thus covers its frontside 24 as well as entering
steps of this process used for making backside mounted I-O 55 the cavity 36 and the micro-cavities 40. The metal entering
pads followed by the mounting or addition of CF/ML arrays. 	 the micro-cavity 40 will form a metal alignment key 43, as
The first preferred process for making a backside-illumi-	 shown in FIG. 10, which will engage with the metal pad 58A
nated imager with standard packaging begins with a wafer 20	 as shown in FIGS. 11-13. It will be understood that materials
containing the electronics and imaging devices attached to a 	 other than tungsten may be used for making the via 42. For
handle wafer 34. This is an "SOI" configuration: it consists of 60 example, copper, titanium or aluminum may be used. In addi-
a silicon layer 20 (S), a buried oxide 32, and a handle silicon	 tion, small amounts of other materials may be deposited (as is
wafer 34. The wafer 20 and handle wafer 34 may be formed as 	 standard in many available processes) to improve adherence
disclosed in my related application Ser. No. 11/226,902, the 	 of sputtered metal to the via hole or cavity 36. Such materials
disclosure of which has been incorporated by reference in its 	 may consist of stacks of thin layers of titanium or titanium
entirety and especially is referred to in this portion of the 65 nitride.
specification for its disclosure in connection with its FIGS. 	 The result of the next steps is shown in FIG. 8. The tungsten
8-12.	 layer that had been sputtered on the frontside 24 of the wafer
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20 is etched back, a contact hole 44 is opened, such as by
photolithographic masking and etching, and the contact hole
44 is filled using typical via-filling methods that consist of
sputtering of tungsten that yet again coats the entire wafer.
The tungsten is etched back, leaving the contact hole filled
with tungsten 46, following which the front metal (e.g., alu-
minum) 48 is deposited by evaporation and patterned using
photolithography and RIE. The front metal 48 is deposited in
a pattern that contacts the via 42, and a thick dielectric layer
50 of silicon oxide that forms a layer of the ILD stack is
deposited over the frontside 24 and front metal 46.
It should be noted that the processes and structures shown
in FIGS. 4-39 describe one metal layer only, in order to
simplify the drawings and the associate descriptions. Mul-
tiple metal layers (e.g., four) and ILD stacks will be provided
in real-life applications and are formed using conventional
metal and ILD formation techniques. The connection to the
backside will preferably be to the first metal layer, as shown
in the processes depicted in FIGS. 4 -39. It will be understood
that this disclosure is not limited to the provision of any
particular number of metal layers and ILDs or equivalent
structures.
It should also be noted that the processes and structures
shown in FIGS. 4-39 and disclosed in this application may be
employed with imagers of any kind such as photodiodes,
photogates, and the like. It will be understood that this dis-
closure is not limited to any particular kind of imager.
The result of the next step is shown in FIG. 9. A backing
substrate 52 in the form of a wafer is attached to the dielectric
layer 50. Suitable materials for the backing substrate 52
include glass, quartz, silicon nitride (SiN), and epoxy,
although it is to be understood that other materials are suit-
able. The characteristics desired in the backing substrate 52
include bond-strength, durability and protection against
delamination, non-conductivity, mechanical strength suffi-
cient to withstand dicing, minimal outgassing, ability to with-
stand temperatures as high as melting point of the top surface
metal, and thermal expansion compatible with that of the
wafer.
The result of the next step is shown in FIG. 10. The handle
wafer 34 is removed by etching off the handle wafer 34,
stopping on the oxide layer 32, so that the wafer 20 of its
starting thickness remains. This is the process that was dis-
closed in my application Ser. No. 11/226,902, in FIGS. 8-9E
and the related specification.
The result of the next step is shown in FIG.11. The layer of
buried oxide 32 is etched away to expose the metal posts 43
and the openings 54A and 5413, using the silicon of the wafer
20 as an etch-stop. The via (filled with metal tungsten) 42 is
exposed by the removal of the buried oxide layer 32 with the
openings 54A providing alignment marks.
The result of the next step is shown in FIG. 12. Metal (e.g.
aluminum) is deposited on the backside 56 of the device
filling the openings 54A and 54B. The deposited metal is then
patterned using photolithography and etching to provide the
metal pads 58A and 58B. The metal pad 58A will connect
electrically by way of the via 42 to the front metal 48. The
metal pad 58B connected to the back surface of silicon 20 will
serve as the silicon wafer 20 backside electrical contact. The
metal pads 58A and 58B can serve as second or backside
alignment marks or features that can permit the positioning of
color filter and microlens arrays on the backside of the wafer
above the imager structures in the wafer. It will be understood
that other alignment marks or features in addition to pads,
such as cross-hairs and the like, may be provided for the same
8
purpose by using the metal posts 43 as a positioning guide for
the deposition or other method of formation of such other
alignment marks or features.
The result of the next steps is shown in FIG. 13. A protec-
5 tive or passivative layer 60 is formed over the backside 56 by
deposition and patterning. The protective layer or 60 may be
made of plasma-enhanced chemical vapor deposition
(PECVD) of silicon nitride, followed by hydrogen annealing.
The protective layer presents a barrier to moisture and unde-
io sirable mobile ions (such as sodium) and guards against
device performance degradation to such contaminants. An
exemplary thickness of the liner 60 is 0.6 microns. For elec-
trical connection purposes, the protective layer 60 is removed
over the metal pads 58A and 58B by photolithography and
15 etching. Hydrogen annealing may occur before or after sili-
con etching. The effect of annealing is to passivate interface
traps that may have been present during the device processing
or introduced during backside thinning, cavity formation, and
subsequent metallization steps, and thereby improve quan-
go tum efficiency and dark current performance of the imager.
The result of the next steps is shown in FIG. 14. A color
filter array 62 and a microlens 64 are deposited on the pro-
tective layer 60 between the metal pads 58A and 58B. (Only
one color filter 62 and one microlens 64 is shown in FIG. 14
25 but it will be understood that an array of color filters and an
array of micro lenses may be provided, one of each for each
pixel, as shown in FIGS. 32 and 39.) Color filter array and
microlens array deposition is proprietary to the manufacturer,
such as Toppan. The metal pads 58A and 58B serve as align-
so ment marks for the deposition of the color filter array 62 and
the microlens array 64 on the protective layer 60 in proper
orientation above the wells corresponding to the pixels so that
the pixels will each have an appropriate filter and microlens
above it. The backside-illuminated imager with standard
35 packaging, generally indicated by reference numeral 70, is
now formed.
Another and second preferred method according to the
disclosure for making a backside-illuminated imager with
standard packaging is shown in FIGS. 15-24.
40 FIG. 15 shows schematic cross-section of a semiconductor
wafer 120 having electronics 122 (here an N+ well), a depos-
ited oxide layer 128, and a handle wafer 134 attached to the
backside 130. A cavity 136 for later use in a via is formed
between a frontside 124 and a buried oxide layer 132 by RIE.
45 The configuration of the components in FIG. 14 is shown to
be the same as that in FIG. 3, and may be formed by the same
methods.
FIG. 16 shows the result of the next steps. The via-hole or
the cavity 136 is filled with layers of liner oxide and deposited
50 siliconoxide 138 (this process may also be usedto providethe
liner oxide 38 in the first preferred process). The oxide stack
138 also covers the deposited oxide layer 128 (not shown) but
is removed down to the deposited oxide in a planarizing step.
The oxide filling the cavity provides the necessary electrical
55 isolation of one cavity from another, as well as from the
adjacent silicon, during via formation in subsequent steps.
The result of the next steps is shown in FIG. 17. A contact
hole 144 is opened such by masking and etching, the contact
hole 144 is filled with the tungsten 146 as in the first preferred
60 process (please see the discussion with respect to FIG. 8), the
front metal 148 is deposited so that it is contacting the oxide
stack 138 filling the cavity 136. The front metal 148 is then
patterned and etched, contacting the contact fill 146, and
forming alignment marks 149 oriented in front of the cavity or
65 via hole 136, and is coated with the first inter-level dielec-
tric-150 of silicon. The alignment marks 149 serve as first
alignment marks or features that ultimately can permit the
US 7,749,799 B2
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positioning of color filter and microlens arrays on the back- 	 sequent metallization steps, and thereby improve quantum
side of the wafer above the imager structures in the wafer. 	 efficiency and dark current performance of the imager.
The result of the next step is shown in FIG. 18. A backing	 The result of the next step is shown in FIG. 24. A color filter
substrate 152 in the form of a wafer is attached to the protec-	 162 and a microlens 164 are deposited on the protective layer
tive oxide layer 150. Suitable materials for the backing sub- 5 160 between the metal pads 158A and 158B. (Only one color
strate 152 include glass, quartz, silicon nitride (SiN), and 	 filter 162 and one microlens 164 are shown in FIG. 14 but it
epoxy, although it is to be understood that other materials like	 will be understood that an array of color filters and an array of
these materials are suitable. The characteristics desired in the 	 micro lenses may be provided, one of each for each pixel, as
backing substrate 152 include the same characteristics that 	 shown in FIGS. 32 and 39.) Color filter array and microlens
were desirable for the backing substrate 52 of the first pre- io array deposition is proprietary to the manufacturer, such as
ferred process. 	 Toppan. The metal pads 158A and 158B serve as alignment
The result of the next step is shown in FIG. 19. The handle	 marks for the deposition of the color filter array 162 and the
wafer 134 is removed down to the buried oxide layer 132, as	 microlens array 164 on the protective layer 160 in proper
described in connection with FIG. 10 for the first preferred	 orientation above the wells corresponding to the pixels so that
process.	 15 the pixels will each have an appropriate filter and microlens
The result of the next steps is shown in FIG. 20. Using the	 above it. A backside-illuminated imager with standard pack-
frontside metal alignment marks, which will be visible 	 aging, generally indicated by reference numeral 170, is now
through the liner oxide 138, the layer of buried oxide 132 is 	 formed.
etched away to form openings 154A and 154B. Using another 	 The third and fourth preferred processes described next
photomask that is aligned to the previous one, the liner oxide 20 provide I-O pads and alignment marks/features after the fron-
138 is etched off in the opening 154A and a cavity 139 is	 tside of the imager has been attached to its a substrate. A
formed in the liner oxide 138 by trench etching until the metal	 common general aspect of these processes is the creation or
layer or front metal 148 on the front side is reached. The 	 delving of cavities from the backside to permit access to
buried oxide 132 is etched to create the opening 154B, using 	 previously embedded conductors from the backside, whereas
the silicon of the wafer 120 as an etch-stop. The liner oxide 25 in the first and second preferred processes the cavities are
138 etch and the buried oxide 132 etch may happen in two 	 created from the front side, followed by filling to make vias
separate photolithography steps.	 connecting frontside metal connections to I-O pads formed
The result of the next steps is shown in FIG. 21. The cavity	 on the backside.
139 is filled with metal by a step of sputtering or the like in 	 An advantage of the third and fourth preferred processes is
order to make a via 142. The metal may be tungsten or 30 the elimination of the necessity to perform steps on both sides
titanium. The metal is removed by patterned etching to 154A 	 of the imager to access the frontside electronics. In addition,
in the buried oxide layer 132. 	 the aspect ratios of the structures formed during various
The result of the next step is shown in FIG. 22. Metal is	 microfabrication processes are smaller than those in the first
deposited and patterned to form metal pads 158A and 158B 	 and second processes. By this is meant that the vertical
corresponding to the openings 154A and 154B. The metal 35 extents of the structures provided for connecting backside 1-0
may be deposited by sputtering. The metal pad 158A will 	 pads or the like to frontside electronics are less than the
connect electrically by way of the via 142 to the front metal
	
horizontal extents of these structures. Therefore, the third and
148. The metal pad 158B connected to the back surface of 	 fourth processes may have improved process stability and
silicon 120 and will serve as the silicon wafer 20 backside	 yield.
electrical contact. The metal pads 158A and 158B can serve 40	 Another and third preferred method according to the dis-
as second or backside alignment marks or features that can	 closure for making a backside-illuminated imager with stan-
permit the positioning of color filter and microlens arrays on 	 dard packaging is now shown in FIGS. 25-32.
the backside of the wafer above the imager structures in the 	 FIG. 25 shows two backside-illuminated imagers 200 and
wafer. It will be understood that other alignment marks or 	 201 prior to dicing along the dashed line indicated by refer-
features in addition to pads, such as cross-hairs and the like, 45 ence numeral 205. A glass wafer or a silicon wafer or wafers
may be provided for the same purpose by using the via 142 as	 202 made of alternate materials as mentioned above in con-
a positioning guide for the deposition or other method of 	 nection with the first and second preferred processes support
formation of such other alignment marks or features. Alter-	 a wafer made of the layers 204, 206, 208, 210, 212, and 214
natively, and even before the formation of the via-hole or the 	 that bear the electronics, ILDs, metal conductors, and photo
cavity 136 and the via 142, the alignment marks 149 may be 5o detectors of the imagers 200 and 201. The layer 204 is a layer
observed from the backside through the oxide 138 in order to	 of planarized silicon oxide. The layer 206 is formed of mul-
orient alignment marks or features on the backside. 	 tiple layers of deposited oxide/nitride. The layer 208 is
The result of the next steps is shown in FIG. 23. A protec- 	 formed of deposited silicon oxide. The layer 210 is a layer of
tive orpassivative layer 160 is formed over the backside 56 by	 P-silicon (or n-type silicon). Layer 212 is made of silicon
deposition and annealing. The protective layer 160 may be 55 dioxide. The layer 214 is a layer of P-silicon (or n-type sili-
made using plasma-enhanced chemical vapor deposition 	 con). The implanted wells (of opposing dopings) 216 form
(PECVD). Materials such as silicon nitride are suitable. The	 the photo-collectors of the CCD or CMOS imager and will
protective layerpresents a barrier to moisture and undesirable 	 serve as the imager pixels. The metal traces 218 are formed in
mobile ions (such as sodium) and guards against device per- 	 the layer 206 during fabrication and provide die input or
formance degradation to such contaminants. An exemplary 60 output electrical connections to and from devices such as
thickness of the liner 160 is 0.6 microns. For electrical con- 	 gates, MOSFETs and the like in the imager. The metal traces
nection purposes, the protective layer 160 is removed over the	 218 will be visible from the backside of the imagers 200 and
metal pads 158A and 158B by photolithography and etching. 	 201 and will serve as first alignment marks or features on the
Hydrogen annealing may occur before or after silicon etch-	 frontside that can be used to orient the formation of the cavity
ing. The effect of annealing is to passivate interface traps that 65 220 and placement of the back metal pads 236 and 238.
may have been present during the device processing or intro- 	 Some exemplary thicknesses of the layers are as follows:
duced during backside thinning, cavity formation, and sub- 	 layer 206, 2 microns; layer 208, 5 microns; layer 210, 10
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microns; layer 212, 0.3 microns; and layer 214, 600 microns. 	 The result of the next step is shown in FIG. 30. This is a step
The width of the metal trace 218 may be 80 microns and its 	 of forming back contacts. Metal is sputtered or evaporated
thickness may be 0.7 microns. The resistivity of layer 210 	 over the oxide/nitride layer, and then patterned using the
may be 20 Q-cm. It will be understood to those of skill in the 	 mask 254, creating metal pads 236 and 238. The metal pads
art that the specific thicknesses, widths, resistivities, and 5 236 and 238 connect to the backside of the silicon 210 and
materials may be varied and this disclosure is not to be con- 	 form the backside silicon contact. The metal is annealed with
sidered to be limited to those thicknesses, widths, resistivi- 	 hydrogen gas. The back metal pads 236 and 238 will serve as
ties, and materials. In addition, the layering may be varied in 	 alignment marks for the microlens and color filter arrays.
position and order as will be known to those of skill in the art 	 The result of the next step is shown in FIG. 31. This is a step
of designing and fabricating imagers. 	 io of etching the deposited oxide/nitride to expose the metal
It will be noted that at the stage shown in FIG. 25 the glass 	 traces 218. A mask 260 is placed above the imager, specifi-
wafer or substrate 202 is attached, no I-O pads have been	 cally above the passivative layer 224. The mask 260 has
attached, and no electrical communication has been estab-	 openings 262 located above the cavity. The liner layer 224 is
lished between the metal trace 218 and the backside. The 	 etched away by a plasma beam entering through the openings
following steps will accomplish these ends. The stage shown 15 262 in the mask 260 to create windows 230 above the metal
in FIG. 25 is the beginning stage for both the third and fourth 	 traces 218. The structure is annealed in hydrogen gas at an
preferred methods.	 elevated temperature, such as 400 C. The effect of annealing
The result of the next step is shown in FIG. 26. In this step	 is to passivate interface traps that may have been present
the backside of the imager 200 is thinned. Thus, the layer 214 	 during the device processing or introduced during backside
of p-doped silicon is removed by blanket thinning, such as by 20 thinning, cavity formation, and subsequent metallization
etching or a like process down to the silicon dioxide of layer 	 steps, and thereby improve quantum efficiency and dark cur-
212. The layer 212 serves as an etch stop. 	 rent performance of the imager.
The result of the next step is shown in FIG. 27. This is a step 	 The result of the next step is shown in FIG. 32. The back-
of pad opening. A mask 250 is provided above the silicon 	 side-illuminated imager 200 is shown after the step of dicing
dioxide of layer 212. The mask 250 has an opening 252 above 25 at the cavity 220 (between the metal traces 218). The metal
the metal traces 218. A cavity 220 is etched, such as by plasma 	 trace 218 provides for electrical connection to the back and
etching or RIE with different ions to successively etch layers 	 side of the imager 200. The back metal pads 236 and 238
of silicon dioxide and silicon, through the layers 212, 210,	 serve as contacts to the backside of the wafer and second or
and 208 down to the deposited oxide/nitride of layer 206. The	 backside alignment marks for placement of a color filter array
floor 222 of the cavity 220 is formed by the layer 206. The 3o and a microlens array in proper orientation above the wells
metal traces 218 are now exposed to the outside by the cavity 	 216 so that the pixels will each have an appropriate filter and
220.	 microlens above it. It will be understood that other second or
It will be understood that the masks shown in connection 	 backside alignment marks and features, such as cross-hairs,
with the descriptions of the preferred processes of FIGS. 	 could have been deposited or otherwise provided for this
25-39 are notional masks for the purpose of illustration. Per- 35 purpose. The imager 200 is provided with a color filter array
sons of skill in the art will understand that masks are	 262 and a microlens array 264 as discussed above in connec-
employed with photoresists in the process of photolithogra- 	 tion with the methods described in connection with FIGS.
phy and that the photoresists are stabilized or not by exposure 	 4-24.
or not to light emitted through or blocked by the masks before 	 Another and fourth preferred method according to the dis-
the unstabilized photoresists are removed prior to a step such 40 closure for making a backside-illuminated imager with stan-
as etching. Persons of skill in the art will also understand that	 dard packaging is shown in FIGS. 33-39.
the processes described in connection with FIGS. 4-24 may	 FIG. 33 shows two backside-illuminated imagers 300 and
employ photolithography in some of the various steps 	 301 prior to dicing at along the dashed line indicated by
described in connection with those drawings although masks 	 reference numeral 305. The construction of the imagers is at
are not shown.	 45 a stage corresponding to FIG. 26 described above. A glass
The result of the next step is shown in FIG. 28. This is a step	 wafer or a silicon wafer or wafers 232 made of alternate
of liner oxide/nitride deposition. A layer or liner 224 of oxide/ 	 materials as mentioned above in connection with the first and
nitride is deposited on the surface of the layer 212 and the 	 second preferred processes support the layers 304, 306, 308,
walls and floor of the cavity 220 by means of low-temperature 	 310, 312, and 314 that bear the electronics, ILDs, metal
deposition methods such PECVD or TEOS. or TEOS (tetra- 50 conductors, and photo detectors of the imagers 300 and 301.
ethoxysilane is a source of silicon during plasma-excited	 The layer 304 is a layer of planarized oxide. The layer 306 is
deposition of silicon dioxide). In order to be compatible with	 formed of deposited oxide/nitride. The layer 308 is formed of
the metal layers already present, the temperature of deposi- 	 deposited oxide. The layer 310 is a layer of P-silicon (or
tion will be kept at 350 C., well below the metal melting point. 	 n-type silicon). The layer 312 is made of silicon dioxide and
The oxide/nitride layer presents a barrier to moisture and 55 is the top backside layer because any higher handle wafer or
undesirable mobile ions (such as sodium) and guards against 	 layer has been removed in an earlier or first step, as in FIG. 26.
device performance degradation to such contaminants. An	 The implanted wells 316 form the collectors of charge for the
exemplary thickness of the liner 224 is 0.4 microns. 	 photo detector of the imager. The metal traces 318 are formed
The result of the next step is shown in FIG. 29. This is a step	 in the layer 306 during fabrication and provide electrical
of patterning. Another mask 254 is provided above the layer 60 connections to devices such as gates and the like in the
or liner 224. The mask 244 has openings 256 and 258 that 	 imager. The metal traces 318 will be visible from the backside
permit RIE etching of the material underneath the openings	 of the imagers 300 and 301 and will serve as first alignment
256 and 258 to form windows 226 and 228, respectively, in 	 marks or features on the frontside that can be used to orient
the layers 224 and 212 above the P-silicon of layer 210. The	 the formation of the cavity 320 and placement of the back
windows 226 and 228 may be least about 100 microns wide, 65 metal pads 336 and 338.
corresponding to support electronics integrated on the imager 	 Theresult of thenext step is shownin FIG. 34. This is a step
chip.	 of pad opening. A mask 350 is provided above the silicon
US 7,749,799 B2
13
	
14
dioxide of layer 312. The mask 350 has an opening 352 above	 362 and a microlens array 364 as discussed above in connec-
the metal traces 318. A cavity 320 with a floor 322 is etched, 	 tion with the processes described in connection with FIGS.
such as by plasma etching or RIE with different ions to 	 4-24.
successively etch layers of silicon dioxide and silicon, 	 While illustrative embodiments of the imagers and pro-
through the layers 312 and 310 down to the deposited oxide/ 5 cesses disclosed herein have been shown and described in the
nitride of the layer 308. The floor 322 is formed by the layer 	 above description, numerous variations and alternative
308. The metal traces 318 are still covered by the layer 308.	 embodiments will occur to those skilled in the art and it
The result of the next step is shown in FIG. 35. This is a step 	 should be understood that, within the scope of the appended
of liner oxide/nitride deposition. A layer or liner 324 of oxide/ 	 claims, the invention may be practiced otherwise than as
nitride is deposited on the surface of the layer 312 and the io specifically described. Such variations and alternative
walls and floor 322 of the cavity 320 by means of low- 	 embodiments are contemplated, and can be made, without
temperature deposition methods such PECVD or TEOS. In	 departing from the scope of the invention as defined in the
order to be compatible with the metal layers already present, 	 appended claims.
the temperature of deposition will be kept at 350 C., well 	 What is claimed is:
below the metal melting point. The oxide/nitride layer pre- 15	 1. A method of fabricating a backside-illuminated imaging
sents a barrier to moisture and undesirable mobile ions (such	 structure, comprising:
as sodium) and guards against device performance degrada-	 providing a wafer having a frontside and a backside;
tion to such contaminants. An exemplary thickness of the 	 forming a device layer including one or more imager struc-
liner 324 is 0.4 microns. 	 tures on the frontside of the wafer;
The result of the next step is shown in FIG. 36. This is a step 20	 forming a metal and dielectric stack on the device layer;
of patterning to create back contacts. Another mask 360 is	 providing electrical access from the backside of the wafer
provided above the layer or liner 324. The mask 360 has 	 to the metal and dielectric stack;
openings 366 and 368 that permit RIE etching of the material 	 providing one or more first alignment marks or features on
underneath the openings 366 and 368 to form the windows	 the frontside of the wafer in respective one or more first
326 and 328, respectively, in the layers 324 and 312 above the 25	 positions; and
P-silicon of layer 310. The windows 326 and 328 may be at	 providing one or more second alignment marks or features
least about 100 microns wide, corresponding to support elec- 	 on the backside of the wafer in respective one or more
tronics integrated on the imager chip. 	 second positions different from the one or more first
The result of the next step is shown in FIG. 37. This is a step 	 positions by using the one or more first alignment marks
of forming back contacts. Metal is sputtered or evaporated 30	 or features as a positioning guide for the second one or
over the oxide/nitride layer, and then patterned through the 	 more alignment marks or features.
mask 360, creating metal pads 336 and 338. The metal pads	 2. The method according to claim 1 further comprising
connect to the backside of the silicon 310 and form the back- 	 deposition of a passivation layer on at least part of the back-
side silicon contact. The metal is annealed with hydrogen gas. 	 side of the wafer.
The back metal pads 336 and 338 will serve as alignment 35	 3. The method according to claim 1 further comprising
marks for the microlens and color filter arrays. 	 heating the backside-illuminated imaging structure in an
The result of the next step is shown in FIG. 38. This is a step	 appropriate environment forpassivation of interface traps and
of etching the deposited oxide/nitride to expose the metal
	
improving device performance.
traces 318. A mask 370 is placed above the imager, specifi-	 4. The method according to claim 1 further comprising
cally above the passivative layer 324 and the back metal pads 40 supporting the wafer on the frontside with a backing sub-
336 and 338. The mask 370 has an opening 372 located above	 strate.
the cavity 320. The liner layer 324 above the floor 322 is 	 5. The method according to claim 4 wherein the backing
etched away by a plasma beam entering through the opening 	 substrate is attached to the metal and dielectric stack.
272 in the mask 270 to create a cavity 340 in the layer 308	 6. The method according to claim 1 further comprising
above the metal traces 318. The opening 372 in the mask 370, 45 providing at least one of a color filter array and a microlens
and thus the cavity 340, has a smaller diameter than the cavity 	 array on the backside of the wafer.
320 although the diameter of the cavity 340 is large enough to 	 7. The method according to claim 1 further comprising
expose the metal traces 318. The metal traces 318 are	 providing at least one of a color filter array and a microlens
annealed with hydrogen gas at an elevated temperature, such	 array on the backside of the wafer and wherein the second
as 400 C. The effect of annealing is to passivate interface traps 5o alignment marks or features are used to align at least one of a
that may have been present during the device processing or 	 color filter array and a microlens array so that at least one
introduced during backside thinning, cavity formation, and
	
imager structure is optically aligned with at least one of a
subsequent metallization steps, and thereby improve quan-	 color filter and a microlens.
tum efficiency and dark current performance of the imager.	 8. The method according to claim 1 further comprising one
The result of the next step is shown in FIG. 39. The back- 55 or more pads of conductive material on the backside of the
side-illuminated imager 300 is shown after the step of dicing 	 wafer, at least one of the pads being in electrical connection to
at the cavity 320 (between the metal traces 318). The metal	 the backside of the wafer.
trace 318 provides for electrical connection to the back and 	 9. The method according to claim 8 wherein the one or
side of the imager 300. The back metal pads 336 and 338	 more second alignment marks or devices comprise the one or
serve as contacts to the backside of the wafer and as second or 60 more pads of conductive material.
backside alignment marks for placement of a color filter array	 10. The method according to claim 1 wherein the step of
and a microlens array in proper orientation above the wells 	 providing electrical access from the metal and dielectric stack
316 so that the pixels will each have an appropriate filter and 	 to the backside of the wafer comprises forming a at least one
microlens above it. It will be understood that other second or 	 cavity in the wafer between the metal and dielectric stack and
backside alignment marks and features, such as cross-hairs, 65 the backside, providing one or more alignment marks in con-
could have been deposited or otherwise provided for this 	 nection with the cavity, electrically isolating the cavity from
purpose. The imager 300 is provided with a color filter array	 the wafer, filling the cavity with a conductive material, and
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adding a conductive pad on the backside of the wafer in
electrical communication with the conductive material.
11. The method according to claim 10 wherein more than
one cavity is formed in the wafer between the metal and
dielectric stack and the backside and each cavity is electri-
cally isolated from each other as well as from the wafer.
12. The method according to claim 10 wherein the step of
electrically isolating the cavity from the wafer comprises
providing the cavity with a dielectric liner.
13. The method according to claim 10 wherein the cavity is
formed by making a larger cavity opening on the frontside of
the wafer and lining the larger cavity with a dielectric liner
and further comprising providing one or more microcavities
projecting from the cavity adjacent the backside of the wafer,
wherein the cavity and the one or more projecting microcavi-
ties are filled with the conductive material, the filled one or
more microcavities form one or more second alignment
marks and are visible on the backside of the wafer, wherein
the one or more second alignment marks are used to align the
conductive pad.
14. The method according to claim 10 further comprising
forming a larger cavity opening on the frontside of the wafer
and filling the larger cavity with a dielectric and the one or
more alignment marks are provided in the metal and dielectric
stack, and further comprising forming the cavity in the dielec-
tric from the backside in the dielectric and filling the second
cavity with the conductive material.
15. The method according to claim 1 wherein the step of
providing electrical access from the metal and dielectric stack
to the backside of the wafer comprises forming at least one
cavity in the wafer between the metal and dielectric stack and
the backside to expose one or more metal traces in the metal
and dielectric stack.
16. The method according to claim 15 wherein the cavity is
formed in one or more stages.
17. The method according to claim 15 further comprising
dicing the wafer at the cavity and expose the one or more
metal traces to a side of the wafer formed by the dicing.
18. A method of fabricating a backside-illuminated imag-
ing structure, comprising:
providing a wafer having a frontside and a backside;
forming a device layer including one or more imager struc-
tures on the frontside of the wafer;
forming a metal and dielectric stack on the device layer;
providing electrical access from the backside of the wafer
to the metal and dielectric stack; and
providing one or more first alignment marks or features on
the frontside of the wafer,
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wherein providing electrical access from the metal and
dielectric stack to the backside of the wafer comprises
forming a at least one cavity in the wafer between the
metal and dielectric stack and the backside, providing
5 one or more alignment marks in connection with the
cavity, electrically isolating the cavity from the wafer,
filling the cavity with a conductive material, and adding
a conductive pad on the backside of the wafer in electri-
cal communication with the conductive material, and
10 wherein the cavity is formed by making a larger cavity
opening on the frontside of the wafer and lining the
larger cavity with a dielectric liner and further compris-
ing providing one or more microcavities projecting from
the cavity adjacent the backside of the wafer, wherein
15 the cavity and the one or more projecting microcavities
are filled with the conductive material, the filled one or
more microcavities form one or more second alignment
marks and are visible on the backside of the wafer,
wherein the one or more second alignment marks are
20	 used to align the conductive pad.
19. A method of fabricating a backside-illuminated imag-
ing structure, comprising:
providing a wafer having a frontside and a backside;
forming a device layer including one or more imager struc-
25	 tures on the frontside of the wafer;
forming a metal and dielectric stack on the device layer;
providing electrical access from the backside of the wafer
to the metal and dielectric stack; and
providing one or more first alignment marks or features on
30	 the frontside of the wafer,
wherein providing electrical access from the metal and
dielectric stack to the backside of the wafer comprises
forming a at least one cavity in the wafer between the
metal and dielectric stack and the backside, providing
35 one or more alignment marks in connection with the
cavity, electrically isolating the cavity from the wafer,
filling the cavity with a conductive material, and adding
a conductive pad on the backside of the wafer in electri-
cal communication with the conductive material,
40 the method further comprising forming a larger cavity
opening on the frontside of the wafer and filling the
larger cavity with a dielectric and the one or more align-
ment marks are provided in the metal and dielectric
stack, and further comprising forming the cavity in the
45	 dielectric from the backside in the dielectric and filling
the second cavity with the conductive material.
